



## A Low-Power Timing-Error Controlling By Timing Error Tolerant Circuit with Time Borrowing Technique

Mrs. K. AMALA<sup>1</sup>, K. VAMSI<sup>2</sup>, N. ANIL KUMAR<sup>3</sup>, M. MOHAN KUMAR<sup>4</sup>,  
M. HARSHAVARDHAN<sup>5</sup>, P M K JASWANTH CHOWDARY<sup>6</sup>

<sup>1</sup>Assistant Professor, Dept. of ECE, SV College of Engineering, Tirupati, A.P, India.

<sup>2,3,4,5,6</sup>B.Tech Students, Dept. of ECE, SV College of Engineering, Tirupati, A.P, India

### ABSTRACT

Timing error is now getting increased attention due to the high rate of error-occurrence on semiconductors. Even slight external disturbance can threaten the timing margin between successive clocks since the latest semiconductor operates with high frequency and small supply voltage. To deal with a timing error, many techniques have been introduced. Nevertheless, existing methods that mitigate a timing error mostly have time-delaying mechanisms and too complex operation, resulting in a timing problem on clock-based systems and hardware overhead. In this article, we propose an over timing-error-tolerant method that can correct a timing error instantly through a simple mechanism. By modifying a clock in a flip-flop, the proposed system can recover a timing error without the loss of time in the clock-based system. Furthermore, due to the compact mechanism, the proposed system has low hardware overhead in comparison with existing timing-error-tolerant systems that can recover the error instantly. To verify our method, the proposed circuit was extensively simulated by addressing PVT variations. Moreover, it was implemented in several benchmark designs, including a microprocessor.

**Index Terms:** Error detection and correction, fault-tolerant systems, soft error, timing-error-tolerant system, timing error.

### INTRODUCTION

Timing errors are an increasing reliability concern in nanometer technology, high complexity and multi-voltage frequency integrated circuits. A local error detection and correction technique is presented in this work that is based on a new bit

flipping flip-flop. Whenever a timing error is detected, it is corrected by complementing the output of the corresponding flip-flop. The timing-error rate is increased as the clock frequency is increased. Since the clock period is getting minimized, critical paths in the circuit are



susceptible to timing errors. Furthermore, variations on the CMOS process, power supply, and temperature impact the performance of modern integrated circuits, which results in the high incidence of timing errors. As the supply voltage decreases, the delay of the circuit can drastically change between the typical case and the worst case of process, voltage, and temperature (PVT) conditions. Process variability in device and circuit parameters is one of the primary challenges currently faced by the semiconductor industry.

Moreover, transistor aging issues are critical for the occurrence of timing errors. Due to the negative-bias temperature instability (NBTI) in CMOS, the threshold voltage is lowered, which finally increases the path delays of logics. Hence, a timing-error-tolerant method is highly required in order to implement reliable systems. Error tolerance refers to the ability of a system to function even after an error has occurred. In other words, an error tolerant system is one in which the results of making errors are relatively harmless. Besides static variations that occur during chip fabrication, dynamic parameter variation – resulting from environmental and workload changes – is also possible during the chip's operation. Examples of dynamic variations include supply voltage droops,

temperature changes, and transistor aging degradation. Variations change the circuit's characteristics in terms of timing and power consumption, and, thus, if not appropriately handled, they may adversely impact performance, power, and the system's overall reliability.

## LITERATURE REVIEWS

**M. Seok, G. Chen, S. Hanson, M. Wieckowski, D. Blaauw and D. Sylvester, "CAS-FEST 2010: Mitigating Variability in Near-Threshold Computing," in IEEE Journal on Emerging and Selected Topics in Circuits and Systems, vol. 1, no. 1, pp. 42-49, March 2011.**

Near threshold computing has recently gained significant interest due to its potential to address the prohibitive increase of power consumption in a wide spectrum of modern VLSI circuits. This tutorial paper starts by reviewing the benefits and challenges of near threshold computing. We focus on the challenge of variability and discuss circuit and architecture solutions tailored to three different circuit fabrics: logic, memory, and clock distribution. Soft-edge clocking, body-biasing, mismatch-tolerant memories, asynchronous operation and low-skew clock networks are presented to mitigate variability in the near



threshold  $V_{DD}$  regime.

**Summary:** Due to the negative-bias temperature instability (NBTI) in CMOS, the threshold voltage is lowered, which finally increases the path delays of logics is studied.

**M. Agarwal, B. C. Paul, M. Zhang and S. Mitra, "Circuit Failure Prediction and Its Application to Transistor Aging," 25th IEEE VLSI Test Symposium (VTS'07), 2007, pp. 277-286.**

Circuit failure prediction predicts the occurrence of a circuit failure before errors actually appear in system data and states. This is in contrast to classical error detection where a failure is detected after errors appear in system data and states. Circuit failure prediction is performed during system operation by analyzing the data collected by sensors inserted at various locations inside a chip. We demonstrate this concept of circuit failure prediction for a dominant PMOS aging mechanism induced by negative bias temperature instability (NBTI). NBTI-induced PMOS aging slows down PMOS transistors over time. As a result, the speed of a chip can significantly degrade over time and can result in delay faults. The traditional practice is to incorporate worst-case speed margins to prevent delay faults

during system operation due to NBTI aging. A new sensor design integrated inside a flip-flop enables efficient circuit failure prediction at a low cost. Simulation results using 90nm and 65nm technologies demonstrate that this technique can significantly improve system performance by enabling close to best-case design instead of traditional worst-case design.


**Summary:** In this paper, we have analyzed how the transistor aging effects the timing errors.

## EXISTING METHOD

The time borrowing is a well-known concept in pipelines designed with pulsed latches or soft-edge flip-flops where valid signal transition is allowed even after the clock edge (during the limited transparent time period) resulting in propagation of correct values to the next stage. The optimization of transparency windows of pulsed latches can achieve the minimum power-delay product of pipelines. This approach uses a special latch, hereafter, referred to as the pulsed latch with time-borrowing detection (LTD), only at the timing critical paths of all pipeline stages. The LTD operates as a pulsed latch where the pulse width defines the time-borrowing window. The occurrence of the critical-path transition within is defined as a time-borrowing event. The LTD allows time



borrowing in the current stage and generates a detection signal when critical paths are activated.



**Fig.1: The conceptual operation of the pipeline with (a) the flip-flops, (b) the pulsed latches**


## DISADVANTAGES

While the system can avoid the penalty of the clock, it requires a large amount of hardware, such as an additional flip-flop and latch. Furthermore, since the location of the halfway of the combinational circuits is inaccurate and it is hard to be chosen, the transparent window can be made erroneously.


## PRAPOSAL METHOD

we propose a timing-error-tolerant method that can correct a timing error immediately


through a simple mechanism. In the critical path, the abnormal data transition after the rising edge of the clock, which is caused by a timing error, is detected and corrected by controlling the transparent window of the clock. The timing error is corrected directly through a minimum number of logics. Furthermore, our time-borrowing method that copes with the successive errors is introduced. If the timing error occurs in two stages successively, modified CLK in the second stage maintains a transparent window for enough time to make normal data be stored without changing system CLK.



**Fig.2: Timing error tolerant circuit diagram**



**Fig.3: Timing error tolerant circuit using time borrow technique**




**Fig.4: Time borrow circuit**

### ADVANTAGES


1. No need of additional clock for error recovery due to controlling action of clock signal.
2. Error detects and corrects instantly.
3. Low Area overhead as it consists of less no. of logics.

4. Avoid of clock penalty for time borrower circuit.

### STIMULATION RESULT



**Fig.5: Schematic diagram of proposed system using time borrow Technique**



**Fig.6: Waveforms for timing error tolerant circuit using time borrow technique**

Using the information acquired from the timing analyzing tool, the critical paths of the circuit and the setup-time information of each element in the circuit are determined. We make full use of such results to



choose the best location for our proposed system. If a single-stage error occurs, the delayed arriving data signal is recovered because the master latch is transparent for the pulse period. However, if a successive-stage error occurs due to the lack of setup time in the second-stage flip-flop, the delayed arriving data signal in the second stage cannot be stored because of the setup-time violation. To deal with the successive-stage error, we devised the time-borrowing technique. The time-borrowing circuit is provided in the second stage

### Comparison of existing method and proposed method output specifications

Existing method theoretical values :-

1. Delay =  $8.2001e-008$  sec
2. Average power =  $6.91169e-006$  watts
3. Area = 219

Delay Proposed method practical values :-

Without time borrowing :-

1. Delay =  $1.4296e-008$
2. Average power =  $6.010679e-004$  watts
3. Area = 106

with time borrowing :-

1. Delay =  $7.2247e-008$
2. Average power =  $1.552405e-003$  watts
3. Area = 216

### CONCLUSION

In this article, we propose a timing-error-tolerant method that can correct a timing

error immediately with a compact circuit structure. We have presented an effective method to detect and correct timing errors using Timing error tolerant circuit and Tolerant circuit using Time borrowing technique. In the critical path, the abnormal data transition after the edge of the clock can be detected and corrected by controlling the transparent window of the clock. The timing error is corrected directly through a minimum number of logics. Furthermore, our time-borrowing technique that deals with the successive-stage error is introduced. If the timing error occurs in the second stage successively, modified CLK maintains the transparent window during enough period of time for timing-error tolerance without changing system CLK.

Our proposed system is designed to operate the targeted function, but it is not yet designed with consideration for possible glitches. Since the glitch occurs for a short duration, the glitch can be removed by adjusting CMOS parameters. For instance, if the width or the length of transistors in the “transition detector” is changed, the glitch can be removed by adjusting the rising or falling slope. With this technique, signal “Er” could be delayed, which can result in a little lower performance. On the other way, the glitch



can be removed by changing the circuit of the “transition detector,” which could cause larger hardware overhead. To address the glitch, we can adopt one of the methods that are stated above in further study.

## REFERENCE

1.M. Agarwal, B. C. Paul, M. Zhang, and S. Mitra, “Circuit failure prediction and its application to transistor aging,” in Proc. 25th IEEE VLSI Test Symposium (VTS), May 2007, pp. 277–284.

2. M. Agarwal et al., “Optimized circuit failure prediction for aging: Practicality and promise,” in Proc. IEEE Int. Test Conf., Oct. 2008, pp. 1–10.

3. M. Nicolaidis, “Time redundancy based soft-error tolerance to rescue nanometer technologies,” in Proc. 17th IEEE VLSI Test Symp., Apr. 1999, pp. 86–94.

4. L. Anghel and M. Nicolaidis, “Cost reduction and evaluation of a temporary faults detecting technique,” in Proc. Design, Automat. Test Eur. Conf. Exhib., Mar. 2000, pp. 591–598.

5. M.Nejat,B.Alizadeh,andA.Afzali-Kusha,“Dynamicflip-flopconversion:A time-borrowingmethodfor performanceimprovementof low-power digital circuits prone to variations,” IEEE Trans.

VeryLargeScaleIntegr.(VLSI)Syst.,vol.23,

no.11,pp. 2724–2727,Nov.2015.

6. M. Ahmadi, B. Alizadeh, and B. Forouzandeh, “A timing error mitigation technique for high performance designs,” in Proc. IEEE Comput.Soc.Annu.Symp.VLSI,Jul.2015,p p.428–433.

7. C.Metra,R.Degiampietro,M.Favalli,andB. Ricco,“Concurrentdetection and diagnosis scheme for transient, delay and crosstalk faults,”inProc.IEEEInt.On-LineTest.Workshop,Apr.1999,pp.66–70.

8. Y.TsiatouhasandT.Haniotakis,“Azeroaliasi ngbuilt-inselftesttechnique for delay fault testing,” in Proc. IEEE Int. Symp. Defect FaultToleranceVLSISyst.(EFT),Nov.1999, pp.95–100.

9. K. Kang, S. P. Park, K. Kim, and K. Roy, “On-chip variability sensor using phase-locked loop for detecting and correcting parametric timing failures,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 18,no.2,pp.270–280,Feb.2010.