




2581-4575



## DESIGN OF HIGH SPEED ADIABATIC REVERSABLE MULTIPLIER USING UNIVERSAL SHIFT REGISTER

<sup>1</sup>N.CHANDRA SEKHAR REDDY, <sup>2</sup>P. LAKSHMI SINDHU PRIYA,

<sup>3</sup>S. BINDU ANUPAMA MADHAVI, <sup>4</sup>V. PUJITHA, <sup>5</sup>B. SRINIVASA KALYAN

<sup>1</sup>Assistant professor, Dept of ECE, Sri Vasavi Institute of Engineering and Technology, Nandamuru, Krishna Dt., Andhra Pradesh

<sup>2,3,4,5</sup>B.Tech Scholar, Dept of ECE, Sri Vasavi Institute of Engineering and Technology, Nandamuru, Krishna Dt., Andhra Pradesh

**ABSTARCT:** In this project the design of high speed adiabatic reversible multiplier using universal shift register is proposed. The reversible logic has the promising applications in emerging computing. To generate useful gate function, reversible gates require some constant inputs. NS-Gate Multiplier is used one-to-one mapping function. At last the proposed system can shift and rotate multiple bits in a single cycle.

**KEY WORDS:** Reversible multiplier, NS-gate multiplier and universal shift register.

### I. INTRODUCTION

In the modern time, integrated circuit (chip) is widely applied in the electronic equipment. Almost every digital appliance, like computer, camera, music player or mobile phone, has one or several chips on its circuit board. Very Large Scale Integration (VLSI), in general, comprises over an excess of one million transistors, an incredible figure that could not have been imagined a decade ago. Though the complexity of the chip has compounded by a factor of 1000 since its first introduction, yet the term VLSI still remains to be accepted and denotes digital integrated systems with high complexity. Further past few decades have witnessed an extraordinary increase in VLSI research. The Computer-Aided Design (CAD) has further aided the growth in the complexity and performance of integrated circuits in the

VLSI technology. With such a phenomenal increase in complexity, it is more crucial than ever before to manage the design process, in order to maintain the reliability, quality, and extensibility of a given design. The process includes “definition, execution and control of design methodologies in a flexible and configurable way”. Speed of development in high-performance computing, telecommunications and consumer electronics in a rapidly changing market, developmental costs, and cost involved in case of mistakes, play a critical role in a commercial environment. Hence, it requires designs that can be processed quickly, cheaply and mistakes brought to the forefront at the earliest, perhaps, before fabrication stage.




2581-4575

# International Journal For Recent Developments in Science & Technology



A Peer Reviewed Research Journal



Reversible logic is a promising computing design paradigm which presents a method for constructing computers that produce no heat dissipation. Reversible computing emerged as a result of the application of quantum mechanics principles towards the development of a universal computing machine. Specifically, the fundamentals of reversible computing are based on the relationship between entropy, heat transfer between molecules in a system, the probability of a quantum particle occupying a particular state at any given time, and the quantum electrodynamics between electrons when they are in close proximity.

The basic principle of reversible computing is that a bijective device with an identical number of input and output lines will produce a computing environment where the electrostatics of the system allow for prediction of all future states based on known past states, and the system reaches every possible state, resulting in no heat dissipation. A reversible logic gate is an N-input N-output logic device that provides one to one mapping between the input and the output. It not only helps us to determine the outputs from the inputs but also helps us to uniquely recover the inputs from the outputs. Garbage outputs are those which do not contribute to the reversible logic realization of the design.

## II. LITERATURE SURVEY

Conventional combinational logic circuits dissipate heat for every bit of information that is lost during their operation. Due to this fact the information once lost cannot be recovered in any way. But the same circuit if

it is constructed using the reversible logic gates will allow the recovery of the information. In 1960s R. Landauer demonstrated that even with high technology circuits and systems constructed using irreversible hardware, results in energy dissipation due to information loss [1]. He showed that the loss of one bit of information dissipates  $KT \ln 2$  joules of energy where  $K$  is the Boltzmann's constant and  $T$  is the absolute temperature at which the operation is performed [1].

Later Bennett, in 1973, showed that these  $KT \ln 2$  joules of energy dissipation in a circuit can be avoided if it is constructed using reversible logic circuits [2]. In reversible logic, there is a one to one mapping between inputs and outputs and for this reason no information is lost. Reversible logic is widely used in the fields of Quantum Computing, Nanotechnology, and DNA Computing etc. Different architectures of reversible barrel shifter [1], [2], [6] have been proposed in literature which can rotate at most  $\log n$  bit for  $n$ -bit input. In this paper, a novel approach of reversible barrel shifter is proposed where maximum shift amount is  $(n - 1)$  bit. The proposed design performs rotation operation in both directions and it requires less number of gates, quantum cost and garbage outputs.

In 2007 Asif I. Khan, Nadia Nusrat, Samira M. Khan and Mozammel H.A. Khan [7] realized the ternary Toffoli gate and modified Fredkin gate. Realization of the quantum circuits is done using generalized ternary gates and Feynman gates then are being replaced with their equivalent




2581-4575

# International Journal For Recent Developments in Science & Technology



A Peer Reviewed Research Journal



realization using Muthukrishnan-Stroud gates. The ternary quantum gates realized by them are more efficient and have less quantum cost. In 2010 Saurabh Kotiyal, Himanshu Thapliyal and Nagarajan Ranganathan [6] propose a proficient architecture and design of a reversible ternary barrel shifter.

The ternary barrel shifter is being realized using the Modified Fredkin gates (MFG) and the ternary Feynman gates. In this they used multiple value reversible logic in order to design the (4:2) ternary barrel shifter which was being attempted first time in literature. In order to calculate the quantum cost they have used the MS-gate and shift gate which is being used in implementation of reversible barrel shifter. In this quantum cost, ancilla bits and garbage output is being calculated.

In 2012 Nayereh Hosseini Nia [2] proposed optimized (9, 2) Reversible bidirectional logical barrel shifter, optimized (6, 10) Reversible right barrel shifter & GRS-bit generation and optimized (6, 10) Reversible normalization logical left barrel shifter for floating point arithmetic for the first time in literature. The proposed optimized binary shifters are designed using Feynman gates, Fredkin gates and Peres Gates. Some parameters such as the amount of garbage outputs, the number of constant inputs, size of the circuit and quantum costs are being calculated.

### III. PROPOSED SYSTEM

Conservative logic is called reversible conservative logic when there is a one-to-one mapping between the inputs and the

outputs vectors along with the property that there are equal numbers of 1s in the outputs as in the inputs. Conservative logic circuits are not reversible, if one-to-one mapping between the inputs and the outputs vectors is not preserved. Conservative logic can be reversible in nature or may not be reversible in nature. Reversibility is the property of circuits in which there is one-to-one mapping between the inputs and the output vectors that is for each input vector there is a unique output vector and vice-versa. QCA is one of the emerging nanotechnologies in which it is possible to implement reversible logic gates. QCA makes it possible to achieve circuit densities and clock frequencies beyond the limits of existing CMOS technology.

In QCA, computing logic states of 1 and 0 are represented by the position of the electrons inside the QCA cell. Thus, when the bit is flipped from 1 to 0 there is no actual discharging of the capacitor as unconventional CMOS. Hence, QCA does not have to dissipate all its signal energy during transition. Further, propagation of the polarization from one cell to another is because of interaction of the electrons in adjacent QCA cells. As there is no movement of electrons from one QCA cell to the other, there is no current flow. Therefore, QCA has significant advantage compared to CMOS technology in terms of power dissipation. Due to high error rates in nano-scale manufacturing, QCA and other nanotechnologies target reducing device error rates




2581-4575

# International Journal For Recent Developments in Science & Technology



A Peer Reviewed Research Journal



Different design alternative for reversible barrel shifters that execute the following actions: logical Right shift, rotate right, shift right arithmetic, shift left arithmetic, logical left shift, and rotate left are Mux-based data reversal barrel shifters, mask-based data-reversal barrel shifters, mask-based two's complement reversible barrel shifters, and mask-based one's complement barrel shifters. On the basis of delay and area many design barrel shifters are being compared for various operand sizes and have reached the conclusion that reduction in area is being shown by data-reversal barrel shifter than one's complement barrel shifter or two's complement and reduction in amount of delay is shown by mask-based data-reversal barrel shifter than the other alternative designs.

Due to the reason zero detection and overflow of bits detection is performed in parallel with the rotation of bits or shift operation so data-reversal Mask-based barrel shifters are especially eye-catching. One more substitute design of barrel shifter is logarithmic barrel shifter. A logarithmic reversible barrel shifter consists of  $m$  number of input bits and  $K$  select lines that performs the amount of shifting of bits to be performed. The irreversible logarithmic barrel shifter has  $k = \log_2 n$  no. of stage in order of  $i=0, 1, \dots, (K-1)$ . In each and every step if control bit signal  $d_i$  is equal to 1 after that  $2^i$  time bit shifting operation is being performed on input bits or else the input bits shall not be altered. Using  $2 \times 1$  multiplexers the irreversible logarithmic shifter is being realized.

The unidirectional barrel shifter is being designed by means of quantum Modified Fredkin gates (MFG), quantum ternary Feynman gates (TFG) and modified ternary Peres gates (TPG). The modified unidirectional barrel shifter can only shift the input bits to left. A four bit modified unidirectional barrel shifter has two stages ( $k_i, i = 0, 1$ ). In this proposed ternary barrel shifter the TPG at the input is being replaced by modified peres gate which performs the same function but its MS gate complexity is reduced. The total numbers of quantum gates being used to implement modified unibarrelshifter are 198 and no. of garbage outputs being produced are 3. Proposed Uni-barrel shifter can only perform as left shifter. According to the values of  $(k_0, k_1)$  the uni-barrel shifter performs the shift of bits. As the value of control bit changes the amount of shift also changes as if value of control bit is 00 than no shift will be performed but if control bit is assigned 01 value than the input bits will get shifted to left by one bit




Fig. 1: PROPOSED SYSTEM




2581-4575

# International Journal For Recent Developments in Science & Technology



A Peer Reviewed Research Journal



**SHIFTER UNIT:** The shifter unit in the design of reversible bidirectional arithmetic and logical shifter is responsible for the amount of shift operation performed. This unit is controlled by the control signals S2, S1 and S0. The shifter unit can be divided into three stages. All the three stages are designed using the chain of 8 Fredkin gates controlled by the control signals S2, S1 and S0. The first, second and the third stages of the shifter unit right shifts the input data by 22, 21 and 20 bits depending on the value of control signal S2, S1 and S0, respectively. The three stage design of the reversible shifter unit. The Feynman gates are used in the design to avoid the fan out problem. The working of the three stages of the shifter unit is explained as follows:

- **Stage-1:** The first stage of shifter unit is responsible for shifting the input data by 22 -bits and is controlled by the control signal S2. If the value of control signal S2 is 1 the input data is right shifted by 22 -bits, else the input data remains unchanged. The outputs of the Stage 1 is passed as inputs to Stage 2 of the shifter unit.

- **Stage-2:** The second stage of the shifter unit works on the outputs of the first stage and is controlled by the control signal S1. If the value of control signal S1 is 1 the input data provided to the second stage is right shifted by 21 -bits, else the input data remains unchanged. The outputs of the Stage 2 are passed as inputs to Stage 3 of the shifter unit.

- **Stage-3:** The third stage of the shifter unit is controlled by the control signal S0. If the value of control signal S0 is 1 the output

data generated by the stage-2 is right shifted by 20 -bits else the output data remains unchanged. The outputs of this stage are passed as inputs to the next module in the design of reversible bidirectional arithmetic and logical shifter.

## NS-Gate

The figure shows the NS gate. NS gate can perceive all Boolean logical operators. The input is pattern analogous to a particular output pattern. The both input and output bits are taken in parallel. The most noteworthy, considerable attribute of the proposed gate is that it can work individually as a reversible full adder, reversible full subtractor, reversible half adder, and reversible half subtractor. That is now we are capable of implementing reversible full adder, subtractor and reversible half adder, subtractor with a single gate only. The proposition of this meticulous manuscript is a design a parity preservation property using NS Gate.



## IV. RESULTS



**Fig. 2: SCHAMATIC OF PROPOSED SYSTEM**



2581-4575



**Fig.3: OUTPUT WAVEFORM**

### V. CONCLUSION

An approach to realize the shift register was presented in this paper which consumes less power and the less no. of gates in its implementation. The functional verification of the proposed design of the reversible shift register is performed through simulations using the Verilog HDL flow for reversible circuits. The proposed design can perform logical right shifting, arithmetic right shifting, rotating right, logical left shifting, arithmetic left shifting and rotating left operations. Hence this gives effective results.

### VI. REFERENCES

[1] Nusrat Jahan Lisa and Hafiz Md. Hasan Babu;” A Compact Representation of a Quantum Controlled Ternary Barrel Shifter” 978-1-4799-8391-9/15/\$31.00 ©2015 IEEE

[2] Nayereh Hosseini Nia;” Design of an optimized Reversible Ternary and Binary Bidirectional and Normalization Barrel Shifters for Floating Point Arithmetic”, Life Science Journal 2012;9(3).

[3] S. Kotiyal, H. Thapliyal, and N. Ranganathan “Design of a reversible

bidirectional barrel shifter,” in Proceedings of the 11th IEEE International Conference on Nanotechnology, Portland, Oregon, USA, Aug 2011, pp. 463-468.

[4].Biswas, Ayan Kumar, Shuvro Chowdhury, Md. Mahmud Muntakim Khan, Masud Hasan, and Asif Islam Khan. "Some Basic Ternary Operations Using Toffoli Gates Along with the Cost of Implementation", 2011 41st IEEE International Symposium on Multiple-Valued Logic, 2011.

[5] S. Kotiyal, H. Thapliyal, and N. Ranganathan, “Design of a ternary barrel shifter using multiple-valued reversible logic,” in Proceedings of the 10th IEEE International Conference on Nanotechnology, Seoul, Korea, Aug. 2010, pp. 1104–110.

[6] Saurabh Kotiyal, Himanshu Thapliyal and Nagarajan Ranganathan;” Design of A Ternary Barrel Shifter Using MultipleValued Reversible Logic”10th IEEE international conference on nanotechnology joint symposium with nano korea august 2010.


[7] Asif I. Khan, Nadia Nusrat, Samira M. Khan and Mozammel H.A. Khan “Quantum Realization of Some Ternary Circuits using Muthukrishnan-Stroud Gates” 37th International Symposium on Multiple-Valued Logic (ISMVL'07) IEEE- 2007.

[8] W. N. Hung, X. Song, G. Yang, J. Yang, and M. Perkowski, “Optimal synthesis of multiple output boolean functions using a set of quantum gates by symbolic reachability analysis,” IEEE Trans. Computer-Aided

# International Journal For Recent Developments in Science & Technology



A Peer Reviewed Research Journal



2581-4575

Design, vol. 25, no. 9, pp. 1652–1663, Sept. 2006.

[9] T. Thomson and H. Tam, "Barrel Shifter," U.S. Patent 5,652,718, July 1997.

[10] Faisal Mohsin; "A low cost realization of quantum double qutrit multiplier using ion-trap scheme".



**<sup>5</sup>B. SRINIVASA KALYAN** pursuing B.Tech from Sri Vasavi Institute of Engineering and Technology, Nandamuru, Krishna, Pedana, Andhra Pradesh.



**<sup>1</sup>N.CHANDRA SEKHAR REDDY** completed B.Tech from Mother Theresa Institute Of Science and Technology and m.tech from Bharath Institute Of Engineering And Technology at present he is working as assistant professor in sri vasavi institute of engineering and technology, nandamuru, krishna, pedana, andhra pradesh.



**<sup>2</sup>P. LAKSHMI SINDHU PRIYA** pursuing B.Tech from Sri Vasavi Institute of Engineering and Technology, Nandamuru, Krishna, Pedana, Andhra Pradesh.



**<sup>3</sup>S. BINDU ANUPAMA MADHAVI** pursuing B.Tech from Sri Vasavi Institute of Engineering and Technology, Nandamuru, Krishna, Pedana, Andhra Pradesh.



**<sup>4</sup>V. PUJITHA** pursuing B.Tech from Sri Vasavi Institute of Engineering and Technology, Nandamuru, Krishna, Pedana, Andhra Pradesh.